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Abstract. The DSTATCOM (Distributed Static Com-
pensator) is used for current harmonic mitigation,
Power Factor Correction (PFC), reactive power com-
pensation, load balancing and neutral current compen-
sation in the Power Distribution System (PDS). In this
paper, the power balance theory based DSTATCOM is
used for power quality enhancement like current har-
monic mitigation, power factor correction (PFC), re-
active power compensation, load balancing and neu-
ral current compensation and load balancing. A non-
isolated star/delta transformer is to reduce dc-link volt-
age (vdc) of Voltage Source Converter (VSC) and neu-
tral current compensation. The reference source cur-
rents can be extracted quickly by using proposed power
balance theory. The proposed power balance theory
based DSTATCOM is modeled and simulated using
MATLAB/SIMULINK under PFC and ZVR (Zero
Voltage Regulation) operations.
Keywords
DSTATCOM, harmonics, power balance the-
ory, power quality, star/delta transformer.
1. Introduction
The power distribution system network is highly pol-
luted due to the presence of power electronic and lag-
ging power factor loads. Because of this, the power
quality of supply delivered to the residential, commer-
cial and industrial loads is also much affected [1], [2].
These power electronic based converters create pollu-
tion to PDS and also reduce utilization of equipment
to their rated value [3]. The major power quality prob-
lems are voltage/current harmonics, voltage flicker,
transients, sag/swell, load unbalancing, high reactive
power, excessive neutral current and poor voltage reg-
ulation, etc [4]. A group of power electronic based Cus-
tom Power Devices (CPD) such as DSTATCOM, DVR
and UPQC are used for mitigation of power quality
problems at the three-phase AC source and as well as at
load [5]. The power quality at power distribution sys-
tem is governed by many standards such as IEEE519,
IEEE1159, IEEE241, and IEC61642, etc [6].
DSTATCOM is a shunt connected custom power de-
vice, which mitigates PQ problems such as power factor
correction at the source, current harmonics, reactive
power compensation, load unbalancing, etc. The clas-
sification of various topologies and control algorithms
are reported in the literature [7], [8]. The design, se-
lection of DC bus capacitor, interfacing AC inductor
and IGBTs of DSTATCOM are discussed [9]. The pri-
mary requirement of any CPD is a quick detection of
distortion with high accuracy, a quick response of con-
troller and a generation of reference signals [10], [11].
For a generation of reference signals, many control al-
gorithms are reported in the literature such as sinusoid-
tracking algorithm [12], SRF theory based control al-
gorithm [13], parallel neural network based algorithm
[14] and nonlinear control algorithm [15].
In this paper, power balance theory based
DSTATCOM for power factor correction and zero volt-
age regulation mode operations of DSTATCOM for
mitigation of current related PQ problems such as ex-
cessive reactive power component, currents harmon-
ics, power factor correction and unbalanced loads have
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been presented [16]. A three-phase star/delta trans-
former is connected at the Point of Common Coupling
(PCC) to compensate neutral current and also reduces
DC link voltage of capacitor [17], [18].
The features of proposed DSTATCOM are:
• Power Factor Correction (PFC) operation: har-
monics compensation, unity power factor mainte-
nance at source and load balancing.
• Zero Voltage Regulation (ZVR) operation: har-
monics compensation, unity power factor mainte-
nance at the source, reactive power compensation,
and load balancing.
• Control strategy is robust, simple and efficient.
• Star/delta transformer is used to reduce the DC-
link voltage of VSC and for neutral current com-
pensation.
The performance of power balance theory based
DSTATCOM is modeled and simulated using
MATLAB/SIMULINK with linear/non-linear R-L
loads under PFC and ZVR operations.
2. Design and Characteristics
of DSTATCOM
The schematic diagram of power balance theory based
DSTATCOM with star/delta transformer in a distri-
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Fig. 1: Schematic diagram of power balance theory for DSTATCOM with star/delta transformer.
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bution system is shown in Fig. 1. The proposed
DSTATCOM consists of a three-leg VSC (Voltage
Source Converter), a DC bus capacitor (Cdc) and three
single-phase AC inductors (Lf ). The VSC consists
of six IGBT switches with anti-parallel diodes, and
AC inductor (Lf ) is used to mitigate ripples in the
compensated currents. The three-phase supply volt-
ages (vsa, vsb, vsc) with source impedance Zs (Rs and
Ls) and three-phase loads may be linear/nonlinear R-L
loads. A Ripple filter consists of resistance (Rf ) and
capacitance (Cf ) connected across PCC (Point of Com-
mon Coupling) to compensate high frequency voltage
harmonics. The proposed DSTATCOM injects com-
pensating currents (ica, icb, icc) to cancel the reactive
power component of load currents and harmonics of
the non-linear loads.
3. Proposed Power Balance
Theory for DSTATCOM
Figure 1 shows the proposed power balance theory
based DSTATCOM in the three-phase distribution sys-
tem. The main advantage of power balance theory
is the fast detection of distortion with high accuracy
and quick response extraction of reference source cur-
rents. The star/delta transformer is connected at PCC
to compensate neural current and to reduce DC link
voltage. The basic equations of power balance theory
for generation of switching signals for VSC are given
below.
3.1. In-Phase Component of
Reference Source Currents
The in-phase unit vectors for reference source currents
are estimated as:
vt =
(
2
3
)1/2
· (V 2sa + v2sb + v2sc)1/2 , (1)
where vt is the amplitude of the terminal voltage at
PCC.
uap = vsa/vt,
ubp = vsb/vt,
ucp = vsc/vt.
(2)
The instantaneous active load power (pL) are esti-
mated as:
pL = vLaiLa + vLbiLb + vLciLc. (3)
This instantaneous active load power (pL) consists of
AC and DC components. An LPF (Low Pass Filter) is
used to extract DC component of load power (PLdc).
The magnitude of the fundamental active power com-
ponent of load current can be estimated as:
iLd = (2/3)(PLdc/vt). (4)
The DC bus voltage error of VSC (verdc(m)) at mth
sample instant is given by:
verdc(m) = v
∗
dc(m) − vdc(m), (5)
where v∗dc(m) is the reference DC bus voltage, and
vdc(m) is the sensed DC bus voltage of VSC at mth
sample instant. The output of the DC PI controller is
to control DC bus voltage of the VSC at mth sample
instant, which is given by:
idloss(m) = idloss(m−1) + kdp{verdc(m) − verdc(m−1)}
+kdi{verdc(m)},
(6)
where idloss(m) is current loss component of DC bus
voltage controller. The kdp and kdi are the propor-
tional and integral gains of the DC bus PI controller.
This loss component current (idloss) is added to the
magnitude of the fundamental active power component
of load current (iLd):
i∗sd = idloss + iLd, (7)
where i∗sd is considered as the magnitude of in-phase
reference source current of the VSC. The in-phase com-
ponent of reference source currents (i∗sad, i
∗
nsbd, i
∗
scd) are
given below:
i∗sad = i
∗
sduap,
i∗sbd = i
∗
sdubp,
i∗scd = i
∗
sducp.
(8)
3.2. Quadrature Component of
Reference Source Currents
The quadrature vector for reference source currents are
estimated as:
waq = −ubp√
3
+
ucp√
3
, (9)
wbq =
√
3uap
2
+
ubp − ucp
2
√
3, (10)
wcq = −
√
3uap
2
+
ubp − ucp
2
√
3. (11)
The instantaneous reactive load power (qL) are esti-
mated as:
qL =
1√
3
{iLa(vLa − vLb) + iLb(vLb − vLc)
+iLc(vLc − vLa)}.
(12)
This instantaneous reactive load power (qL) consists of
AC and DC components. An LPF is used to extract
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DC component of load power (qLdc). The magnitude
of the fundamental reactive power component of load
current can be estimated as:
iLq =
2
3
qLdc
vt
. (13)
The terminal voltage error at PCC (vert(m)) at mth
sample instant is given by:
vert(m) = v
∗
t(m) − vt(m), (14)
where v∗t(m) is the reference terminal voltage at PCC
and vt(m) is the sensed terminal voltage at PCC at mth
sample instant. The output of the AC bus PI controller
is to control terminal voltage at mth sample instant,
which is given as:
iqloss(m) = iqloss(m−1) + kqp{vert(m) − vert(m−1)}
+kqi{vert(m)},
(15)
where iqloss(m) is current loss component of AC bus
voltage controller. The kqp and kqi are the proportional
and integral gains of the AC bus PI controller. This loss
component current (iqloss) is added to the magnitude
of the fundamental reactive power component of load
current (iLq):
i∗sq = iqloss + isq, (16)
where i∗sq is considered as the magnitude of quadrature
reference source current. The quadrature phase com-
ponent of reference source currents (i∗saq, i∗sbq, i
∗
scq) are
given below:
i∗saq = i
∗
sqwaq,
i∗sbq = i
∗
sqwbq,
i∗scq = i
∗
sqwcq.
(17)
3.3. Generation of Reference Source
Currents for VSC
The generations of reference source currents for three-
leg VSC are summation of in-phase and quadrature
phase component of reference source current:
i∗sa = i
∗
sad + i
∗
saq,
i∗sb = i
∗
sbd + i
∗
sbq,
i∗sc = i
∗
scd + i
∗
scq.
(18)
3.4. Star/Delta Transformer
Connection
The three-phase star/delta transformer is used for neu-
ral current compensation and also reduces DC link
voltage of VSC. The star/delta transformer connection
is depicted in Fig. 2. The primary winding voltage per
phase is:
vAn =
vLL√
3
=
415√
3
= 239.6 V. (19)
Hence, star/delta transformer rated voltage is selected
as 240 V. The secondary voltage of delta winding is
also selected as 240 V. The rating of three single-phase
transformers is 3 kVA, 240/240 V.
a2
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C1
B2
B1
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C
B
A
Fig. 2: Star/Delta Transformer connection.
3.5. Current Controlled PWM
Controller
The three-phase source current errors (isae, isbe, isce)
are the difference between reference source currents
(i∗sa, i∗sb, i
∗
sc) and source currents (isa, isb, isc). These
source current errors are compared with triangular
wave frequency (fs) of 10 kHz for generating of switch-
ing signals for three-leg VSC.
4. Results and Discussion
The proposed power balance theory based
DSTATCOM is modeled and simulated by using
MATLAB/SIMULINK. The performance of the power
balance theory for DSTATCOM is studied for PFC
and ZVR modes of operation under linear/nonlinear
R-L loads and results are discussed in the following
sections.
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Fig. 3: Performance of DSTATCOM with linear loads under PFC mode.
4.1. Performance of Power Balance
Theory Based DSTATCOM
Under PFC Mode with Linear
Loads
The performance of power balance theory based
DSTATCOM under PFC mode with linear loads is
shown in Fig. 3. The proposed DSTATCOM param-
eters such as source voltage (vsabc), source current
(isabc), load phase currents (iLa, iLb, iLc), compensat-
ing current (icabc), load neutral current (iLn), source
neutral current (isn), compensating neutral current
(icn), DC bus voltage (vdc), its corresponding reference
DC bus voltage (v∗dc), terminal voltage (vt) and its cor-
responding reference terminal voltage (v∗t ) are shown
in Fig. 3. At t = 0.75 second, suddenly one phase of
the three-phase load was disconnected and after five cy-
cles, it was reapplied again. With different variations
in the three-phase linear load, it was observed that the
source voltage (vsabc) and source current (isabc) are in-
phase. These variations in three-phase linear load, the
performance characteristics of DSTATCOM show that
the source voltages (vsabc) and source currents (isabc)
are balanced and harmonic free. The star/delta trans-
former is used to compensate the load neutral current
under unbalanced load condition, during this period
source neutral current (isn) is maintained at zero. The
performance parameters shown in Fig. 3 depict DC bus
voltage (vdc) and terminal voltage (vt), which are main-
tained at 400 V and 320 V respectively.
4.2. Performance of Power Balance
Theory Based DSTATCOM
Under PFC Mode with
Non-Linear Loads
The performance of power balance theory based
DSTATCOM under PFC mode with non-linear loads
is shown in Fig. 4. The proposed DSTATCOM pa-
rameters such as source voltage (vsabc), source cur-
rent (isabc), load phase currents (iLa, iLb, iLc), com-
pensating current (icabc), load neutral current (iLn),
source neutral current (isn), compensating neutral cur-
rent (icn), DC bus voltage (vdc), its corresponding ref-
erence DC bus voltage (v∗dc), terminal voltage (vt) and
its corresponding reference terminal voltage (v∗t ) are
shown in Fig. 4. At t = 0.75 second, suddenly one
phase of the three-phase load is disconnected and after
five cycles again it was reapplied. At different vari-
ations in the three-phase non-linear load, it was ob-
served that the source voltage (vsabc) and source cur-
rent (isabc) are in-phase. These variations in three-
phase non-linear load, the performance characteristics
of DSTATCOM show that the source voltages (vsabc)
and source currents (isabc) are balanced and harmonic
free. The star/delta transformer is used to compensate
the load neutral current under unbalanced load condi-
tion. During this period source neutral current (isn)
is maintained at zero. The performance parameters
shown in Fig. 4 depict DC bus voltage (vdc) and ter-
minal voltage (vt) which are maintained at 400 V and
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Fig. 4: Performance of DSTATCOM with non-linear loads under PFC mode.
320 V respectively. The source voltage and source cur-
rent THD are 4.47 % and 3.23 % whereas load current
THD is 46.35 % for three-phase non-Linear R-L loads.
4.3. Performance of Power Balance
Theory Based DSTATCOM
Under ZVR Mode with Linear
Loads
The performance of power balance theory based
DSTATCOM under ZVR mode with linear loads is
shown in Fig. 5. The proposed DSTATCOM param-
eters such as source voltage (vsabc), source current
(isabc), load phase currents (iLa, iLb, iLc), compensat-
ing current (icabc), load neutral current (iLn), source
neutral current (isn), compensating neutral current
(icn), DC bus voltage (vdc), its corresponding reference
DC bus voltage (v∗dc), terminal voltage (vt) and its cor-
responding reference terminal voltage (v∗t ) are shown
in Fig. 5. At t = 0.75 second, suddenly one phase of
the three-phase load is disconnected and after five cy-
cles again it was reapplied. At different variations in
the three-phase linear load, it was observed that the
source voltage (vsabc) and source current (isabc) are
in-phase. These variations in three-phase linear load,
the performance characteristics of DSTATCOM show
that the source voltages (vsabc) and source currents
(isabc) are balanced and harmonic free. The star/delta
transformer is used to compensate load neutral current
under unbalanced load condition - during this period
source neutral current (isn) is maintained at zero. The
performance parameters shown in Fig. 5 depict DC bus
voltage (vdc) and terminal voltage (vt), which are main-
tained at 400 V and 339 V respectively.
4.4. Performance of Power Balance
Theory Based DSTATCOM
Under ZVR Mode with
Non-Linear Loads
The performance of power balance theory based
DSTATCOM under ZVR mode with non-linear loads
is shown in Fig. 6. The proposed DSTATCOM pa-
rameters such as source voltage (vsabc), source cur-
rent (isabc), load phase currents (iLa, iLb, iLc), com-
pensating current (icabc), load neutral current (iLn),
source neutral current (isn), compensating neutral cur-
rent (icn), DC bus voltage (vdc), its corresponding ref-
erence DC bus voltage (v∗dc), terminal voltage (vt) and
its corresponding reference terminal voltage (v∗t ) are
shown in Fig. 6. At t = 0.75 second, suddenly one
phase of the three-phase load is disconnected and after
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Fig. 5: Performance of DSTATCOM with linear loads under ZVR mode.
Fig. 6: Performance of DSTATCOM with non-linear loads under ZVR mode.
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five cycles again it was reapplied. At different vari-
ations in the three-phase non-linear load, it was ob-
served that the source voltage (vsabc) and source cur-
rent (isabc) are in-phase. These variations in three-
phase non-linear load, the performance characteristics
of DSTATCOM show that the source voltages (vsabc)
and source currents (isabc) are balanced and harmonic
free. The star/delta transformer is used to compensate
load neutral current under unbalanced load condition,
during this period source neutral current (isn) is main-
tained at zero. The performance parameters shown in
Fig. 6 depict DC bus voltage (vdc) and terminal voltage
(vt), which are maintained at 400 V and 339 V respec-
tively. The source voltage (vs) and source current (is)
THD are 4.51 % and 3.47 % whereas load current (iL)
THD is 46.46 % for three-phase non-linear R-L loads
with harmonic spectra as depicted in Fig. 7.
(a) source voltage
(b) source current
(c) load current
Fig. 7: Harmonic spectra.
5. Conclusion
The dynamic performance of power balanced theory
based DSTATCOM shows satisfactory results under
the application of linear/non-linear R-L loads. The
advantage of using star/delta transformer is to miti-
gate neutral load current and also to reduce the DC
link voltage at 400 V. The performance characteristics
show that power balance theory based DSTATCOM
compensates power quality problems like mitigation
of harmonics, power factor correction at the source,
load balancing, and reactive power compensation. The
power balance theory based DSTATCOM is simple, ef-
ficient, reliable and robust as observed from the sat-
isfactory results. During PFC and ZVR operations of
DSTATCOM, it maintained the terminal voltage (vt)
and DC bus voltage (vdc) at 339 V and 400 V re-
spectively. The proposed DSTATCOM with non-linear
loads reduces the THD of the source voltage (vs) and
source current (is) to 4.51 % and 3.47 % respectively,
which is well within IEEE519, IEEE1159, IEEE241 and
IEC61642 standards.
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